Furthermore the high-index contrast interfaces in these devices need to be smooth down to the 1 nm level to avoid scattering losses. Silicon photonics is rapidly gaining importance as a generic technology platform for a wide range of applications in telecom, RATIONALE FOR SOI NANOPHOTONICS datacom, interconnect and sensing. It allows to implement photonic functions in or above silicon through the use of wafer-scale There are many arguments in favour of Silicon-on-Insulator nanotechnologies normally used for advanced CMOS-processing. In photonics: functionality and performance arguments, technological recent years there has been a plethora of breakthroughs in this field, arguments and economical arguments. including the demonstration of ultra-compact passive optical functions, high speed optical modulators and detectors, silicon lasers, The integration of micro-photonic functions in Silicon or above Furthermore one can make virtually lossless curved waveguides with Silicon has for many years been considered to be a holy grail, since it very small radii of curvature -down to a few micrometer -and this was expected to enable complex low-cost photonic integrated circuits has a large impact on circuit layout. In terms of functional in a way similar to what has happened in the field of components the high index contrast has enormous merits for microelectronics. There are already several established examples -microcavities, which undoubtedly can be considered to be one of the both in high volume markets as well as in specialized niche markets -most important generic components for passive and active functions. where this dream has come true. These include for example Silicon High index contrast is the key to achieve microcavities with small camera chips, MEMS-or liquid crystal based microdisplays above cavity volume and high cavity quality factor [4] [5]. The high Silicon, Silica-on-Silicon planar lightwave circuits for functions in confinement and field enhancement brought by high index contrast WDM telecom networks etc.
INTRODUCTION
waveguide cross-section becomes very small and the interwaveguide spacing can be very small before coupling effects occur.
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and by cavity effects can also be exploited in non-linear optical components so as to turn weak non-linear effects into practical
In recent years a new technology has been emerging from performance at low power levels. research labs worldwide: the use of standard Silicon-on-Insulator (SOI) wafers and standard CMOS processing technologies to create Since Silicon is not a suitable material for all types of active ultra-compact so-called "nano-photonic" components and circuits in functionality one has to make use of heterogeneous integration in Silicon [1] [2] [3] . In these circuits one uses high refractive-index-contrast which overlay materials are combined with SOI waveguides. By single-mode waveguides with a cross-section of the order of the modifying the Silicon waveguide dimensions one can tailor the wavelength squared to make passive or active devices. The core of overlap of the optical field with the overlay material. In principle one the waveguide is Silicon while the cladding is either a dielectric such could use several functional overlay materials on the same chip. as silica or air. The waveguide can be a conventional waveguide based on guiding by total internal reflection or a photonic crystal A last functionality argument in favour of SOI is of course the waveguide based on guiding by Bragg diffraction. The active fact that one can integrate nano-photonic functions with functions -light emission, modulation, switching, amplification, microelectronic circuitry detection -can be based on the properties of Silicon itself or on the properties of a special cladding material.
The technological arguments in support of SOI technology are heavyweight arguments. Silicon technology has reached a level of
The term "nano-photonic" calls for some interpretation. The maturity which outperforms any other planar chip manufacturing typical smallest feature sizes -widths, thicknesses, lengths -in technology by orders of magnitude in terms of performance, wavelength-scale photonic structures are in the range of one tenth of throughput and reproducibility. The processes, once developed, are a wavelength to one wavelength. For operation at a wavelength of amazingly reproducible across a wafer and from wafer to wafer. The 1550 nm for example -corresponding to a wavelength in Silicon of processes needed to define the basic waveguide structure in SOI about 500 nm -the required smallest feature sizes are typically nano-photonic circuits are fully compatible with front-end processes between 50 and 500 nm. This matches nicely the capabilities of for fabricating CMOS. present day's CMOS technology. However, the accuracy and reproducibility of the spectral behaviour of the optical functions are Finally there are strong economic arguments supporting SOI directly correlated to the geometric accuracy of these features in the nano-photonics. First of all, large diameter SOI wafers of very good device. As a rule of thumb one can say that a spectral accuracy of 1 quality are commercially available at moderate cost, at least if one nm (relative to a wavelength of 1550 nm) translates into a geometric ussasadr ypeowar.W noe prcse naophooi accuracy of 1 nm (relative to a feature size of 50-500 nm). ICs by means of wafer scale processes on these large wafers, the resulting cost per chip will be small. Furthermore several groups
The SOI wafer manufacturer delivers 200 or 300 mm SOI wafers have demonstrated techniques for wafer-level testing of photonic-to the CMOS fab. He will offer a small number of standard SOIcomponents by using surface coupling techniques from vertical wafers for photonic applications with different thicknesses for the optical fibers into horizontal on-wafer waveguides. This wafer-level Silicon and the silica layer and possibly even variants with multiple testing can in principle be highly automated. Since the cost of a Silicon layers. photonic module is very often dominated by packaging it is important to make this packaging as simple as possible. In recent
The CMOS fab will use its standard CMOS processes for the years several techniques have been successfully demonstrated in fabrication of the nano-photonic IC's. Depending on the smallest which a spot-size converter is integrated on the chip by means of feature size it will choose the most appropriate lithography process. wafer-scale techniques, thereby making the packaging simpler and For many types of components a 248 nm deep UV process will cheaper.
suffice, but for demanding applications the choice will be to use a 193 nm stepper. In special cases one may need to use immersion The main economic driver for SOI-based nano-photonics may lithography or extreme UV lithography. Whatever standard processes well be the fact however that one can operate a photonic IC company available for CMOS can be used for nano-photonic circuits. in a fabless way, whereby the key front-end technological processes are subcontracted to a foundry-like Silicon CMOS fab. This is of key An important cost factor, especially in low volume applications importance as long as the product volumes do not allow for the and in prototyping, is the mask cost. If this turns out to be an issue it ownership of a dedicated fab. This is the case for the majority of may make sense to collect many designs on a single mask, thereby photonic IC applications today.
sharing the cost between different products or different companies.
THE SILICON PHOTONICS FOOD CHAIN
The etching processes needed to define the waveguides are in principle within reach of CMOS etching processes but the required Figure 1 shows a possible future process flow for the geometrical accuracy and interface smoothness may require that manufacturing of an SOI nano-photonic component. Each block in these processes are optimized to a "photonic grade" level. In recent the diagram could in principle represent a different industrial actor.
years it has been demonstrated that SOI photonic wires defined by deep UV optical lithography and CMOS etching processes can
The product developer is assumed to be a fabless company that produce low loss waveguides [1] . takes care of the entire product specification, design, the testing of packaged components and their integration in subassemblies or even After processing of the basic waveguide structures the wafers will in complete systems.
be automatically tested. This is particularly important for functions with a strong wavelength selectivity. The waveguide [8] [9] . In any case it is important that the back-end processes are as much as possible wafer-scale processes.
The back-end processing may be followed by another wafer-level Product testing step, after which the wafers move to a packaging company where they are diced and mounted in a package with optical and possibly also electrical and thermal interfaces. The packaged Figure 1 . Possible process flow for the manufacturing components are then tested and possibly integrated into a of SOI nano-photonic components.
(sub)system. In the case where SOI nano-photonic functions need to be integrated with CMOS logic, the overall process flow of fig. 1 does not change much conceptually, except that the wafers will undergo a complex set of processes in the CMOS fab. Any process in the backend stages will then need to be compatible ( 
CONCLUSIONS
We have reviewed the rationale behind the rapid emergence of Silicon-on-Insulator nano-photonics. A model has been presented for an industrial process flow in which fabless photonic IC manufacturers develop novel products based on CMOS foundry access, wafer-scale back-end processing and automated wafer-scale testing. The wide range of potential applications of this generic technology are discussed.
